Logo
Explore Help
Sign In
nimlgen/tinygrad
Watch 1
Star 0
Fork 0
forked from tinygrad/tinygrad
Code Pull Requests Activity
Files
a79832b01f4a85e3970d07ad64cd1e050bfed978
tinygrad/tinygrad
T
History
chenyuandGitHub a79832b01f control_flow.py -> linearizer.py [pr] (#12948)
2025-10-27 12:38:13 -04:00
..
apps
clean up the LLM tokenizer (#12653)
2025-10-14 14:22:01 +08:00
codegen
control_flow.py -> linearizer.py [pr] (#12948)
2025-10-27 12:38:13 -04:00
engine
new pyrender, tested with SPEC=2 (#12934)
2025-10-27 18:41:51 +08:00
nn
Onnx Layer/Group/RMS/Batch-Norm ReduceL2 fp32 intermediates for fp16 (#12109)
2025-10-24 12:26:11 +02:00
renderer
fix in/outs calculation in ProgramSpec (#12937)
2025-10-27 12:31:41 +01:00
runtime
nv: map vram after resets (#12938)
2025-10-27 17:17:07 +08:00
schedule
stores don't end ranges (#12902)
2025-10-24 23:05:03 +08:00
uop
check SPEC=2 in CI (#12945)
2025-10-27 21:53:57 +08:00
viz
viz: extend main code block to full height (#12944)
2025-10-27 18:43:49 +08:00
__init__.py
move files into uop dir (#10399)
2025-05-18 11:38:28 -07:00
device.py
cuda fp8 (#12782)
2025-10-21 15:05:25 -04:00
dtype.py
check SPEC=2 in CI (#12945)
2025-10-27 21:53:57 +08:00
gradient.py
rename RECIP to RECIPROCAL (#12939)
2025-10-27 16:53:13 +08:00
helpers.py
new pyrender, tested with SPEC=2 (#12934)
2025-10-27 18:41:51 +08:00
py.typed
add a single py.typed (#6083)
2024-08-14 17:31:46 -07:00
tensor.py
new pyrender, tested with SPEC=2 (#12934)
2025-10-27 18:41:51 +08:00
Powered by Gitea Version: 1.27.1 Page: 298ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API