mirror of
https://github.com/tinygrad/tinygrad.git
synced 2026-08-29 08:56:08 +00:00
* UOp.param accepts single sint as shape (int,) Change UOp.param signature from shape:tuple[sint, ...]|None to shape:tuple[sint, ...]|sint|None. A single sint means 1D shape (sint,). Update all callers from (n,) to n syntax. No param_from_shape — multi-dim shapes stay as tuples. * use single int syntax in hcq2 copy_with_kernel
132 lines
6.8 KiB
Python
132 lines
6.8 KiB
Python
import unittest
|
|
import numpy as np
|
|
from tinygrad.device import Device, Buffer
|
|
from tinygrad.dtype import dtypes, ConstType
|
|
from tinygrad.engine.realize import run_linear
|
|
from tinygrad.codegen import to_program
|
|
from tinygrad.helpers import prod
|
|
from tinygrad.renderer.cstyle import CStyleLanguage
|
|
from tinygrad.renderer.ptx import PTXRenderer
|
|
from tinygrad.renderer.wgsl import WGSLRenderer
|
|
from test.helpers import check_schedule
|
|
from tinygrad.runtime.ops_python import PythonRenderer
|
|
from tinygrad.uop.ops import UOp, Ops, KernelInfo, python_alu
|
|
from tinygrad.tensor import Tensor
|
|
|
|
def _test_uop_result(inputs:list[Tensor], sink:UOp, local_size=None):
|
|
for x in inputs: x.realize()
|
|
sz = 1 if local_size is None else prod(local_size)
|
|
outs = [UOp.new_buffer(Device.DEFAULT, sz, u.src[1].dtype) for u in sink.src if u.op is Ops.STORE]
|
|
for u in outs: u.buffer.allocate().copy_from(Buffer("PYTHON", sz, u.dtype, opaque=memoryview(bytearray(u.buffer.nbytes))))
|
|
run_linear(UOp(Ops.LINEAR, src=(sink.call(*outs, *(x.uop.base for x in inputs)),)))
|
|
return [u.buffer.numpy() for u in outs]
|
|
|
|
def _setup_and_test_alu(alu_op:Ops, input_val:ConstType, *alu_src_uops:UOp):
|
|
dtype = alu_src_uops[0].dtype
|
|
a = UOp.param(0, dtype, 1)
|
|
b = UOp.param(1, dtype, 1)
|
|
idx = UOp.const(0)
|
|
ld = b.index(idx).load()
|
|
alu = ld.alu(alu_op, *alu_src_uops)
|
|
store = UOp.store(a.index(idx), alu)
|
|
return _test_uop_result([Tensor([input_val])], UOp(Ops.SINK, src=(store,), arg=KernelInfo()))[0]
|
|
|
|
class TestRendererFailures(unittest.TestCase):
|
|
@unittest.skipIf(not isinstance(Device[Device.DEFAULT].renderer, (PTXRenderer, PythonRenderer)), "test is for ptx or python renderer")
|
|
def test_gated_store_with_alu(self):
|
|
a = UOp.param(0, dtypes.int, 4)
|
|
gate_alu = (lidx0:=UOp.special(4, 'lidx0')).ne(0)
|
|
gated_alu_store = UOp(Ops.STORE, src=(a.index(lidx0.valid(gate_alu)), UOp.const(1).cast(dtypes.int)))
|
|
sink = UOp(Ops.SINK, src=(gated_alu_store,), arg=KernelInfo())
|
|
ret = _test_uop_result([], sink, local_size=[4, 1, 1])[0]
|
|
np.testing.assert_equal(ret, [0, 1, 1, 1])
|
|
|
|
@unittest.skipIf(not isinstance(Device[Device.DEFAULT].renderer, (PTXRenderer, PythonRenderer)), "test is for ptx or python renderer")
|
|
def test_gated_store_with_alu_2d(self):
|
|
a = UOp.param(0, dtypes.int, 8)
|
|
gate_alu_0 = (lidx0:=UOp.special(4, 'lidx0')).ne(0)
|
|
gate_alu_1 = (lidx1:=UOp.special(2, 'lidx1')).ne(0)
|
|
gated_alu_store = UOp(Ops.STORE, src=(a.index((lidx0+lidx1*4).valid(gate_alu_0&gate_alu_1)), UOp.const(1).cast(dtypes.int)))
|
|
sink = UOp(Ops.SINK, src=(gated_alu_store,), arg=KernelInfo())
|
|
ret = _test_uop_result([], sink, local_size=[4, 2, 1])[0]
|
|
np.testing.assert_equal(ret, [0, 0, 0, 0, 0, 1, 1, 1])
|
|
|
|
@unittest.skipIf(not isinstance(Device[Device.DEFAULT].renderer, CStyleLanguage), "uops are for cstyle")
|
|
class TestCStyleFailures(unittest.TestCase):
|
|
def test_inline_const_alu(self):
|
|
# CPU doesn't use the max function
|
|
ret = _setup_and_test_alu(Ops.MAX, 1, UOp.const(dtypes.int.min+1).cast(dtypes.int))
|
|
self.assertEqual(ret[0], 1)
|
|
|
|
def _test_src_strip_paren(self, op: Ops, should_strip_paren:bool=True):
|
|
dtype = "bool" if op in (Ops.OR, Ops.XOR, Ops.AND) else None
|
|
ret = Tensor.empty(1, dtype=dtype)
|
|
for _ in range(5): ret = python_alu[op](ret, Tensor.empty(1, dtype=dtype))
|
|
linear, _ = check_schedule(ret, 1)
|
|
src = to_program(linear.src[0].src[0], Device[Device.DEFAULT].renderer).src[2].arg
|
|
self.assertEqual("("*5 not in src, should_strip_paren)
|
|
|
|
def test_repeat_add(self): self._test_src_strip_paren(Ops.ADD)
|
|
def test_repeat_mul(self): self._test_src_strip_paren(Ops.MUL)
|
|
def test_repeat_xor(self): self._test_src_strip_paren(Ops.XOR)
|
|
@unittest.skipIf(isinstance(Device[Device.DEFAULT].renderer, WGSLRenderer), "wgsl ends up with '(' * 5")
|
|
def test_repeat_or(self): self._test_src_strip_paren(Ops.OR)
|
|
@unittest.skipIf(isinstance(Device[Device.DEFAULT].renderer, WGSLRenderer), "wgsl ends up with '(' * 5")
|
|
def test_repeat_and(self): self._test_src_strip_paren(Ops.AND)
|
|
def test_repeat_sub(self): self._test_src_strip_paren(Ops.SUB, should_strip_paren=False)
|
|
|
|
@unittest.skipUnless(isinstance(Device[Device.DEFAULT].renderer, WGSLRenderer), "tests for wgsl renderer")
|
|
class TestWGSLFailures(unittest.TestCase):
|
|
def test_folded_packed_store(self):
|
|
b = UOp.param(0, dtypes.char, 4)
|
|
idx = b.index(UOp.const(0).cast(dtypes.int))
|
|
store = UOp.store(idx, idx.cast(dtypes.uint32).load() & UOp.const(0xffffff00).cast(dtypes.uint32))
|
|
src = Device[Device.DEFAULT].renderer.render(UOp.sink(store, arg=KernelInfo()).toposort())
|
|
self.assertIn("atomicAnd(&data0_4[0],4294967040u);", src)
|
|
self.assertNotIn("atomicAdd", src)
|
|
|
|
def test_multiply_infinity(self):
|
|
# multiplying a positive constant by infinity should return infinity
|
|
# WGSL pipelines do not handle this reliably, some of which return zero, unless infinity always comes from a read on a dynamic buffer
|
|
ret = _setup_and_test_alu(Ops.MUL, 5.0, UOp.const(float("inf")).cast(dtypes.float32))
|
|
self.assertEqual(ret[0], float("inf"))
|
|
|
|
# WGSL has a specific select(alt, val, gate) ternary operator instead of gate?val:alt
|
|
def test_gated_load(self):
|
|
a = UOp.param(0, dtypes.int, 4)
|
|
b = UOp.param(1, dtypes.int, 4)
|
|
c = UOp.param(2, dtypes.int, 4)
|
|
lidx0 = UOp.special(4, "lidx0")
|
|
gate = lidx0.ne(0)
|
|
alt = c.index(lidx0).load()
|
|
ld = UOp.load(b.index(lidx0.valid(gate)))
|
|
alt_load = gate.where(ld, alt)
|
|
store = UOp.store(a.index(lidx0), alt_load)
|
|
sink = UOp(Ops.SINK, src=(store,), arg=KernelInfo())
|
|
ret = _test_uop_result([Tensor([0,1,2,3], dtype=dtypes.int), Tensor([4,5,6,7], dtype=dtypes.int)], sink, local_size=[4])[0]
|
|
np.testing.assert_equal(ret, [4,1,2,3])
|
|
|
|
@unittest.skipIf(not isinstance(Device[Device.DEFAULT].renderer, PTXRenderer), "tests for ptx renderer")
|
|
class TestPTXFailures(unittest.TestCase):
|
|
@unittest.skip("INDEX can only have a gate ALU parent, not an IF")
|
|
def test_gated_store_with_if(self):
|
|
a = UOp.param(0, dtypes.int, 4)
|
|
gate_alu = (lidx0:=UOp.special(4, 'lidx0')).ne(0)
|
|
val = UOp.const(1).cast(dtypes.int)
|
|
if_uop = UOp(Ops.IF, src=(gate_alu,))
|
|
gated_alu_store = UOp(Ops.STORE, src=(a.index(lidx0, if_uop), val))
|
|
sink = UOp(Ops.SINK, src=(gated_alu_store,), arg=KernelInfo())
|
|
ret = _test_uop_result([], sink, local_size=[4, 1, 1])[0]
|
|
np.testing.assert_equal(ret, [0, 1, 1, 1])
|
|
|
|
@unittest.skipUnless(dtypes.half in Device[Device.DEFAULT].renderer.supported_dtypes(), "need half")
|
|
def test_gated_define_acc_with_half_dtype(self):
|
|
a = Tensor.randn(32, 32, dtype=dtypes.half).realize()
|
|
b = Tensor.randn(34, 32, dtype=dtypes.half).realize()
|
|
result = a.pad((1,1)).matmul(b, dtype=dtypes.half).numpy()
|
|
reference = a.pad((1,1)).matmul(b, dtype=dtypes.float).numpy()
|
|
np.testing.assert_allclose(result, reference, atol=1e-2, rtol=1e-2)
|
|
|
|
if __name__ == '__main__':
|
|
unittest.main()
|