nimlgen/tinygrad
1
0
Fork 0
forked from tinygrad/tinygrad
Code Pull Requests Activity

fix

Browse Source
This commit is contained in:
ttomsa
2026-02-21 17:41:37 +00:00
parent 250b1b2520
commit ad3882bf08
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tinygrad/renderer/isa/isa.py
+1 -1
View File
@@ -88,7 +88,7 @@ def isa_linearize(sink:UOp) -> list[UOp]:
# loop boundries do clobber but we also don't want to insert stuff from outside the loop into the loop
# if there's no loop we also don't want to add IMM and DEFINE_REG in the middle of the kernel
elif u.arg in X86GroupOp.ReadFlags and lock is not u.src[-1] or u.arg in X86GroupOp.WriteFlags or \
u.arg in {Ops.RANGE, Ops.END, X86Ops.IMM, X86Ops.DEFINE_REG} or priorities[u][0] < stupid:
u.op in {Ops.RANGE, Ops.END} or u.arg in {X86Ops.IMM, X86Ops.DEFINE_REG} or priorities[u][0] < stupid:
clobbers.add(u)
continue
# if there's no lock and this is a flag user its flag producer becomes the lock